技术控

    今日:0| 主题:63445
收藏本版 (1)
最新软件应用技术尽在掌握

[其他] SiFive open sources RISC-V chips

[复制链接]
乜許、悲傷 发表于 2016-11-30 03:17:16
248 0
Freedom

  This repository contains the RTL created by SiFive for its Freedom E300 and U500 platforms. The Freedom E310 Arty FPGA Dev Kit implements the Freedom E300 Platform and is designed to be mapped onto an    Arty FPGA Evaluation Kit. The Freedom U500 VC707 FPGA Dev Kit implements the Freedom U500 Platform and is designed to be mapped onto a    VC707 FPGA Evaluation Kit.  
  Please read the section corresponding to the kit you are interested in for instructions on how to use this repo.
  Freedom E310 Arty FPGA Dev Kit

  The Freedom E310 Arty FPGA Dev Kit implements a Freedom E310 chip.
  How to build

  The Makefile corresponding to the Freedom E310 Arty FPGA Dev Kit is    Makefile.e300artydevkitand it consists of two main targets:  
  
       
  •       verilog: to compile the Chisel source files and generate the Verilog files.   
  •       mcs: to create a Configuration Memory File (.mcs) that can be programmed onto an Arty FPGA board.  
  To execute these targets, you can run the following commands:
  1. $ make -f Makefile.e300artydevkit verilog
  2. $ make -f Makefile.e300artydevkit mcs
复制代码
These will place the files under    builds/e300artydevkit.  
  Note that in order to run the    mcstarget, you need to have the    vivadoexecutable on your    PATH.  
  Bootrom

  The default bootrom consists of a program that immediately jumps to address 0x20400000, which is 0x00400000 bytes into the SPI flash memory on the Arty board.
  Freedom U500 VC707 FPGA Dev Kit

  The Freedom U500 VC707 FPGA Dev Kit implements the Freedom U500 platform.
  How to build

  The Makefile corresponding to the Freedom U500 VC707 FPGA Dev Kit is    Makefile.u500vc707devkitand it consists of two main targets:  
  
       
  •       verilog: to compile the Chisel source files and generate the Verilog files.   
  •       mcs: to create a Configuration Memory File (.mcs) that can be programmed onto an VC707 FPGA board.  
  To execute these targets, you can run the following commands:
  1. $ make -f Makefile.u500vc707devkit verilog
  2. $ make -f Makefile.u500vc707devkit mcs
复制代码
These will place the files under    builds/u500vc707devkit.  
  Note that in order to run the    mcstarget, you need to have the    vivadoexecutable on your    PATH.  
  Bootrom

  The default bootrom consists of a bootloader that loads a program off the SD card slot on the VC707 board.
我要投稿

推荐阅读


回页顶回复上一篇下一篇回列表
手机版/c.CoLaBug.com ( 粤ICP备05003221号 | 粤公网安备 44010402000842号 )

© 2001-2017 Comsenz Inc.

返回顶部 返回列表